Function: setTemperature.extracted.30 | Module: exec | Source: initAtoms.c:151-162 [...] | Coverage: 0.01% |
---|
Function: setTemperature.extracted.30 | Module: exec | Source: initAtoms.c:151-162 [...] | Coverage: 0.01% |
---|
/home/eoseret/qaas_runs_CPU_9468/171-110-4860/intel/CoMD/build/CoMD/CoMD/src-openmp/random.c: 27 - 70 |
-------------------------------------------------------------------------------- |
27: v2 = 2.0*lcg61(seed)-1.0; |
28: rsq = v1*v1+v2*v2; |
29: } while (rsq >= 1.0 || rsq == 0.0); |
30: |
31: return v2 * sqrt(-2.0*log(rsq)/rsq); |
[...] |
45: *seed *= UINT64_C(437799614237992725); |
46: *seed %= UINT64_C(2305843009213693951); |
47: |
48: return *seed*convertToDouble; |
[...] |
67: uint32_t s1 = id * UINT32_C(2654435761); |
68: uint32_t s2 = (id+callSite) * UINT32_C(2654435761); |
69: |
70: uint64_t iSeed = (UINT64_C(0x100000000) * s1) + s2; |
/home/eoseret/qaas_runs_CPU_9468/171-110-4860/intel/CoMD/build/CoMD/CoMD/src-openmp/initAtoms.c: 151 - 162 |
-------------------------------------------------------------------------------- |
151: #pragma omp parallel for |
152: for (int iBox=0; iBox<s->boxes->nLocalBoxes; ++iBox) |
153: { |
154: for (int iOff=MAXATOMS*iBox, ii=0; ii<s->boxes->nAtoms[iBox]; ++ii, ++iOff) |
155: { |
156: int iType = s->atoms->iSpecies[iOff]; |
157: real_t mass = s->species[iType].mass; |
158: real_t sigma = sqrt(kB_eV * temperature/mass); |
159: uint64_t seed = mkSeed(s->atoms->gid[iOff], 123); |
160: s->atoms->p[iOff][0] = mass * sigma * gasdev(&seed); |
161: s->atoms->p[iOff][1] = mass * sigma * gasdev(&seed); |
162: s->atoms->p[iOff][2] = mass * sigma * gasdev(&seed); |
0x40b940 PUSH %RBP |
0x40b941 MOV %RSP,%RBP |
0x40b944 PUSH %R15 |
0x40b946 PUSH %R14 |
0x40b948 PUSH %R13 |
0x40b94a PUSH %R12 |
0x40b94c PUSH %RBX |
0x40b94d SUB $0x68,%RSP |
0x40b951 MOV %RCX,%R15 |
0x40b954 MOV %RDX,-0x60(%RBP) |
0x40b958 MOVL $0,-0x54(%RBP) |
0x40b95f MOV (%RDI),%ESI |
0x40b961 MOVL $0,-0x34(%RBP) |
0x40b968 MOV %R9D,-0x30(%RBP) |
0x40b96c MOVL $0x1,-0x50(%RBP) |
0x40b973 SUB $0x8,%RSP |
0x40b977 LEA -0x50(%RBP),%RAX |
0x40b97b LEA -0x54(%RBP),%RCX |
0x40b97f LEA -0x34(%RBP),%R8 |
0x40b983 LEA -0x30(%RBP),%R9 |
0x40b987 MOV $0x425690,%EDI |
0x40b98c MOV %ESI,-0x44(%RBP) |
0x40b98f MOV $0x22,%EDX |
0x40b994 PUSH $0x1 |
0x40b996 PUSH $0x1 |
0x40b998 PUSH %RAX |
0x40b999 CALL 403240 <__kmpc_for_static_init_4@plt> |
0x40b99e ADD $0x20,%RSP |
0x40b9a2 MOV -0x34(%RBP),%ECX |
0x40b9a5 MOV -0x30(%RBP),%EAX |
0x40b9a8 MOV %RAX,-0x68(%RBP) |
0x40b9ac CMP %EAX,%ECX |
0x40b9ae JBE 40ba00 |
0x40b9b0 MOV $0x4256b0,%EDI |
0x40b9b5 MOV -0x44(%RBP),%ESI |
0x40b9b8 ADD $0x68,%RSP |
0x40b9bc POP %RBX |
0x40b9bd POP %R12 |
0x40b9bf POP %R13 |
0x40b9c1 POP %R14 |
0x40b9c3 POP %R15 |
0x40b9c5 POP %RBP |
0x40b9c6 JMP 403100 |
0x40b9cb NOPW %CS:(%RAX,%RAX,1) |
0x40b9da NOPW %CS:(%RAX,%RAX,1) |
0x40b9e9 NOPW %CS:(%RAX,%RAX,1) |
0x40b9f8 NOPL (%RAX,%RAX,1) |
0x40ba00 VMOVQ %R15,%XMM0 |
0x40ba05 MOV -0x60(%RBP),%RAX |
0x40ba09 MOV 0x18(%RAX),%RAX |
0x40ba0d VMULSD 0xe771(%RIP),%XMM0,%XMM17 |
0x40ba17 MOV %ECX,%EDX |
0x40ba19 SAL $0x6,%EDX |
0x40ba1c MOV %EDX,-0x2c(%RBP) |
0x40ba1f INCQ -0x68(%RBP) |
0x40ba23 MOV 0x78(%RAX),%RAX |
0x40ba27 MOV %RAX,-0x70(%RBP) |
0x40ba2b MOV $0x613606df9756715,%R13 |
0x40ba35 MOV $0x9,%EBX |
0x40ba3a VMOVSD 0x1335c(%RIP),%XMM18 |
0x40ba44 VMOVSD 0xe742(%RIP),%XMM19 |
0x40ba4e VMOVSD 0x13350(%RIP),%XMM20 |
0x40ba58 VXORPD %XMM21,%XMM21,%XMM21 |
0x40ba5e VMOVSD 0xe730(%RIP),%XMM22 |
0x40ba68 JMP 40ba95 |
0x40ba6a NOPW %CS:(%RAX,%RAX,1) |
0x40ba79 NOPL (%RAX) |
(69) 0x40ba80 MOV -0x78(%RBP),%RCX |
(69) 0x40ba84 INC %RCX |
(69) 0x40ba87 ADDL $0x40,-0x2c(%RBP) |
(69) 0x40ba8b CMP -0x68(%RBP),%RCX |
(69) 0x40ba8f JE 40b9b0 |
(69) 0x40ba95 MOV %RCX,-0x78(%RBP) |
(69) 0x40ba99 MOV -0x70(%RBP),%RAX |
(69) 0x40ba9d MOV (%RAX,%RCX,4),%EAX |
(69) 0x40baa0 MOV %EAX,-0x48(%RBP) |
(69) 0x40baa3 TEST %EAX,%EAX |
(69) 0x40baa5 JLE 40ba80 |
(69) 0x40baa7 MOV -0x2c(%RBP),%R12D |
(69) 0x40baab MOV -0x60(%RBP),%RCX |
(69) 0x40baaf MOV 0x20(%RCX),%RAX |
(69) 0x40bab3 MOV 0x28(%RCX),%RCX |
(69) 0x40bab7 MOV %RCX,-0x90(%RBP) |
(69) 0x40babe MOV 0x8(%RAX),%RCX |
(69) 0x40bac2 MOV %RCX,-0x88(%RBP) |
(69) 0x40bac9 MOV 0x10(%RAX),%RCX |
(69) 0x40bacd MOV %RCX,-0x80(%RBP) |
(69) 0x40bad1 MOV 0x20(%RAX),%RAX |
(69) 0x40bad5 MOV %RAX,-0x40(%RBP) |
(69) 0x40bad9 XOR %EAX,%EAX |
(69) 0x40badb NOPL (%RAX,%RAX,1) |
(73) 0x40bae0 MOV %EAX,-0x4c(%RBP) |
(73) 0x40bae3 MOV -0x80(%RBP),%RAX |
(73) 0x40bae7 MOVSXD (%RAX,%R12,4),%RAX |
(73) 0x40baeb SAL $0x4,%RAX |
(73) 0x40baef MOV -0x90(%RBP),%RCX |
(73) 0x40baf6 VMOVSD 0x8(%RCX,%RAX,1),%XMM0 |
(73) 0x40bafc VDIVSD %XMM0,%XMM17,%XMM1 |
(73) 0x40bb02 VSQRTSD %XMM1,%XMM1,%XMM1 |
(73) 0x40bb06 MOV -0x88(%RBP),%RAX |
(73) 0x40bb0d IMUL $-0x61c8864f,(%RAX,%R12,4),%ECX |
(73) 0x40bb15 MOV %ECX,%EAX |
(73) 0x40bb17 ADD $0x4a7780b,%EAX |
(73) 0x40bb1c SAL $0x20,%RCX |
(73) 0x40bb20 OR %RCX,%RAX |
(73) 0x40bb23 IMUL %R13,%RAX |
(73) 0x40bb27 MOV %RAX,%RDX |
(73) 0x40bb2a MULX %RBX,%RCX,%RCX |
(73) 0x40bb2f SUB %RCX,%RDX |
(73) 0x40bb32 SHR $0x1,%RDX |
(73) 0x40bb35 ADD %RCX,%RDX |
(73) 0x40bb38 SHR $0x3c,%RDX |
(73) 0x40bb3c MOV %RDX,%RCX |
(73) 0x40bb3f SAL $0x3d,%RCX |
(73) 0x40bb43 SUB %RCX,%RDX |
(73) 0x40bb46 ADD %RAX,%RDX |
(73) 0x40bb49 IMUL %R13,%RDX |
(73) 0x40bb4d MULX %RBX,%RCX,%RCX |
(73) 0x40bb52 MOV %RDX,%RAX |
(73) 0x40bb55 SUB %RCX,%RAX |
(73) 0x40bb58 SHR $0x1,%RAX |
(73) 0x40bb5b ADD %RCX,%RAX |
(73) 0x40bb5e SHR $0x3c,%RAX |
(73) 0x40bb62 MOV %RAX,%RCX |
(73) 0x40bb65 SAL $0x3d,%RCX |
(73) 0x40bb69 SUB %RCX,%RAX |
(73) 0x40bb6c ADD %RDX,%RAX |
(73) 0x40bb6f IMUL %R13,%RAX |
(73) 0x40bb73 MOV %RAX,%RDX |
(73) 0x40bb76 MULX %RBX,%RCX,%RCX |
(73) 0x40bb7b SUB %RCX,%RDX |
(73) 0x40bb7e SHR $0x1,%RDX |
(73) 0x40bb81 ADD %RCX,%RDX |
(73) 0x40bb84 SHR $0x3c,%RDX |
(73) 0x40bb88 MOV %RDX,%RCX |
(73) 0x40bb8b SAL $0x3d,%RCX |
(73) 0x40bb8f SUB %RCX,%RDX |
(73) 0x40bb92 ADD %RAX,%RDX |
(73) 0x40bb95 IMUL %R13,%RDX |
(73) 0x40bb99 MULX %RBX,%RCX,%RCX |
(73) 0x40bb9e MOV %RDX,%RAX |
(73) 0x40bba1 SUB %RCX,%RAX |
(73) 0x40bba4 SHR $0x1,%RAX |
(73) 0x40bba7 ADD %RCX,%RAX |
(73) 0x40bbaa SHR $0x3c,%RAX |
(73) 0x40bbae MOV %RAX,%RCX |
(73) 0x40bbb1 SAL $0x3d,%RCX |
(73) 0x40bbb5 SUB %RCX,%RAX |
(73) 0x40bbb8 ADD %RDX,%RAX |
(73) 0x40bbbb IMUL %R13,%RAX |
(73) 0x40bbbf MOV %RAX,%RDX |
(73) 0x40bbc2 MULX %RBX,%RCX,%RCX |
(73) 0x40bbc7 SUB %RCX,%RDX |
(73) 0x40bbca SHR $0x1,%RDX |
(73) 0x40bbcd ADD %RCX,%RDX |
(73) 0x40bbd0 SHR $0x3c,%RDX |
(73) 0x40bbd4 MOV %RDX,%RCX |
(73) 0x40bbd7 SAL $0x3d,%RCX |
(73) 0x40bbdb SUB %RCX,%RDX |
(73) 0x40bbde ADD %RAX,%RDX |
(73) 0x40bbe1 IMUL %R13,%RDX |
(73) 0x40bbe5 MULX %RBX,%RCX,%RCX |
(73) 0x40bbea MOV %RDX,%RAX |
(73) 0x40bbed SUB %RCX,%RAX |
(73) 0x40bbf0 SHR $0x1,%RAX |
(73) 0x40bbf3 ADD %RCX,%RAX |
(73) 0x40bbf6 SHR $0x3c,%RAX |
(73) 0x40bbfa MOV %RAX,%RCX |
(73) 0x40bbfd SAL $0x3d,%RCX |
(73) 0x40bc01 SUB %RCX,%RAX |
(73) 0x40bc04 ADD %RDX,%RAX |
(73) 0x40bc07 IMUL %R13,%RAX |
(73) 0x40bc0b MOV %RAX,%RDX |
(73) 0x40bc0e MULX %RBX,%RCX,%RCX |
(73) 0x40bc13 SUB %RCX,%RDX |
(73) 0x40bc16 SHR $0x1,%RDX |
(73) 0x40bc19 ADD %RCX,%RDX |
(73) 0x40bc1c SHR $0x3c,%RDX |
(73) 0x40bc20 MOV %RDX,%RCX |
(73) 0x40bc23 SAL $0x3d,%RCX |
(73) 0x40bc27 SUB %RCX,%RDX |
(73) 0x40bc2a ADD %RAX,%RDX |
(73) 0x40bc2d IMUL %R13,%RDX |
(73) 0x40bc31 MULX %RBX,%RCX,%RCX |
(73) 0x40bc36 MOV %RDX,%RAX |
(73) 0x40bc39 SUB %RCX,%RAX |
(73) 0x40bc3c SHR $0x1,%RAX |
(73) 0x40bc3f ADD %RCX,%RAX |
(73) 0x40bc42 SHR $0x3c,%RAX |
(73) 0x40bc46 MOV %RAX,%RCX |
(73) 0x40bc49 SAL $0x3d,%RCX |
(73) 0x40bc4d SUB %RCX,%RAX |
(73) 0x40bc50 ADD %RDX,%RAX |
(73) 0x40bc53 IMUL %R13,%RAX |
(73) 0x40bc57 MOV %RAX,%RDX |
(73) 0x40bc5a MULX %RBX,%RCX,%RCX |
(73) 0x40bc5f SUB %RCX,%RDX |
(73) 0x40bc62 SHR $0x1,%RDX |
(73) 0x40bc65 ADD %RCX,%RDX |
(73) 0x40bc68 SHR $0x3c,%RDX |
(73) 0x40bc6c MOV %RDX,%RCX |
(73) 0x40bc6f SAL $0x3d,%RCX |
(73) 0x40bc73 SUB %RCX,%RDX |
(73) 0x40bc76 ADD %RAX,%RDX |
(73) 0x40bc79 IMUL %R13,%RDX |
(73) 0x40bc7d MULX %RBX,%RAX,%RAX |
(73) 0x40bc82 MOV %RDX,%R15 |
(73) 0x40bc85 SUB %RAX,%R15 |
(73) 0x40bc88 SHR $0x1,%R15 |
(73) 0x40bc8b ADD %RAX,%R15 |
(73) 0x40bc8e SHR $0x3c,%R15 |
(73) 0x40bc92 MOV %R15,%RAX |
(73) 0x40bc95 SAL $0x3d,%RAX |
(73) 0x40bc99 SUB %RAX,%R15 |
(73) 0x40bc9c ADD %RDX,%R15 |
(73) 0x40bc9f NOP |
(70) 0x40bca0 IMUL %R13,%R15 |
(70) 0x40bca4 MOV %R15,%RDX |
(70) 0x40bca7 MULX %RBX,%RAX,%RAX |
(70) 0x40bcac SUB %RAX,%RDX |
(70) 0x40bcaf SHR $0x1,%RDX |
(70) 0x40bcb2 ADD %RAX,%RDX |
(70) 0x40bcb5 SHR $0x3c,%RDX |
(70) 0x40bcb9 MOV %RDX,%RAX |
(70) 0x40bcbc SAL $0x3d,%RAX |
(70) 0x40bcc0 SUB %RAX,%RDX |
(70) 0x40bcc3 ADD %R15,%RDX |
(70) 0x40bcc6 VCVTSI2SD %RDX,%XMM0,%XMM16 |
(70) 0x40bccc IMUL %R13,%RDX |
(70) 0x40bcd0 MULX %RBX,%RAX,%RAX |
(70) 0x40bcd5 MOV %RDX,%R15 |
(70) 0x40bcd8 SUB %RAX,%R15 |
(70) 0x40bcdb SHR $0x1,%R15 |
(70) 0x40bcde ADD %RAX,%R15 |
(70) 0x40bce1 SHR $0x3c,%R15 |
(70) 0x40bce5 MOV %R15,%RAX |
(70) 0x40bce8 SAL $0x3d,%RAX |
(70) 0x40bcec SUB %RAX,%R15 |
(70) 0x40bcef ADD %RDX,%R15 |
(70) 0x40bcf2 VCVTSI2SD %R15,%XMM0,%XMM24 |
(70) 0x40bcf8 VFMADD213SD %XMM18,%XMM19,%XMM24 |
(70) 0x40bcfe VMULSD %XMM24,%XMM24,%XMM2 |
(70) 0x40bd04 VFMADD213SD %XMM18,%XMM19,%XMM16 |
(70) 0x40bd0a VFMADD213SD %XMM2,%XMM16,%XMM16 |
(70) 0x40bd10 VUCOMISD %XMM20,%XMM16 |
(70) 0x40bd16 JAE 40bca0 |
(70) 0x40bd18 VUCOMISD %XMM21,%XMM16 |
(70) 0x40bd1e JE 40bca0 |
(73) 0x40bd20 VMULSD %XMM0,%XMM1,%XMM23 |
(73) 0x40bd26 VMOVAPD %XMM16,%XMM0 |
(73) 0x40bd2c CALL 414740 <__libm_log_l9> |
(73) 0x40bd31 VMULSD %XMM22,%XMM0,%XMM0 |
(73) 0x40bd37 VDIVSD %XMM16,%XMM0,%XMM0 |
(73) 0x40bd3d VSQRTSD %XMM0,%XMM0,%XMM0 |
(73) 0x40bd41 VMULSD %XMM23,%XMM24,%XMM1 |
(73) 0x40bd47 VMULSD %XMM1,%XMM0,%XMM0 |
(73) 0x40bd4b LEA (%R12,%R12,2),%R14 |
(73) 0x40bd4f MOV -0x40(%RBP),%RAX |
(73) 0x40bd53 VMOVSD %XMM0,(%RAX,%R14,8) |
(73) 0x40bd59 NOPL (%RAX) |
(71) 0x40bd60 IMUL %R13,%R15 |
(71) 0x40bd64 MOV %R15,%RDX |
(71) 0x40bd67 MULX %RBX,%RAX,%RAX |
(71) 0x40bd6c SUB %RAX,%RDX |
(71) 0x40bd6f SHR $0x1,%RDX |
(71) 0x40bd72 ADD %RAX,%RDX |
(71) 0x40bd75 SHR $0x3c,%RDX |
(71) 0x40bd79 MOV %RDX,%RAX |
(71) 0x40bd7c SAL $0x3d,%RAX |
(71) 0x40bd80 SUB %RAX,%RDX |
(71) 0x40bd83 ADD %R15,%RDX |
(71) 0x40bd86 VCVTSI2SD %RDX,%XMM3,%XMM16 |
(71) 0x40bd8c IMUL %R13,%RDX |
(71) 0x40bd90 MULX %RBX,%RAX,%RAX |
(71) 0x40bd95 MOV %RDX,%R15 |
(71) 0x40bd98 SUB %RAX,%R15 |
(71) 0x40bd9b SHR $0x1,%R15 |
(71) 0x40bd9e ADD %RAX,%R15 |
(71) 0x40bda1 SHR $0x3c,%R15 |
(71) 0x40bda5 MOV %R15,%RAX |
(71) 0x40bda8 SAL $0x3d,%RAX |
(71) 0x40bdac SUB %RAX,%R15 |
(71) 0x40bdaf ADD %RDX,%R15 |
(71) 0x40bdb2 VCVTSI2SD %R15,%XMM3,%XMM24 |
(71) 0x40bdb8 VFMADD213SD %XMM18,%XMM19,%XMM24 |
(71) 0x40bdbe VMULSD %XMM24,%XMM24,%XMM0 |
(71) 0x40bdc4 VFMADD213SD %XMM18,%XMM19,%XMM16 |
(71) 0x40bdca VFMADD213SD %XMM0,%XMM16,%XMM16 |
(71) 0x40bdd0 VUCOMISD %XMM20,%XMM16 |
(71) 0x40bdd6 JAE 40bd60 |
(71) 0x40bdd8 VUCOMISD %XMM21,%XMM16 |
(71) 0x40bdde JE 40bd60 |
(73) 0x40bde0 VMOVAPD %XMM16,%XMM0 |
(73) 0x40bde6 CALL 414740 <__libm_log_l9> |
(73) 0x40bdeb VMULSD %XMM22,%XMM0,%XMM0 |
(73) 0x40bdf1 VDIVSD %XMM16,%XMM0,%XMM0 |
(73) 0x40bdf7 VSQRTSD %XMM0,%XMM0,%XMM0 |
(73) 0x40bdfb VMULSD %XMM23,%XMM24,%XMM1 |
(73) 0x40be01 VMULSD %XMM1,%XMM0,%XMM0 |
(73) 0x40be05 MOV -0x40(%RBP),%RAX |
(73) 0x40be09 VMOVSD %XMM0,0x8(%RAX,%R14,8) |
(72) 0x40be10 IMUL %R13,%R15 |
(72) 0x40be14 MOV %R15,%RDX |
(72) 0x40be17 MULX %RBX,%RAX,%RAX |
(72) 0x40be1c SUB %RAX,%RDX |
(72) 0x40be1f SHR $0x1,%RDX |
(72) 0x40be22 ADD %RAX,%RDX |
(72) 0x40be25 SHR $0x3c,%RDX |
(72) 0x40be29 MOV %RDX,%RAX |
(72) 0x40be2c SAL $0x3d,%RAX |
(72) 0x40be30 SUB %RAX,%RDX |
(72) 0x40be33 ADD %R15,%RDX |
(72) 0x40be36 VCVTSI2SD %RDX,%XMM3,%XMM16 |
(72) 0x40be3c IMUL %R13,%RDX |
(72) 0x40be40 MULX %RBX,%RAX,%RAX |
(72) 0x40be45 MOV %RDX,%R15 |
(72) 0x40be48 SUB %RAX,%R15 |
(72) 0x40be4b SHR $0x1,%R15 |
(72) 0x40be4e ADD %RAX,%R15 |
(72) 0x40be51 SHR $0x3c,%R15 |
(72) 0x40be55 MOV %R15,%RAX |
(72) 0x40be58 SAL $0x3d,%RAX |
(72) 0x40be5c SUB %RAX,%R15 |
(72) 0x40be5f ADD %RDX,%R15 |
(72) 0x40be62 VCVTSI2SD %R15,%XMM3,%XMM24 |
(72) 0x40be68 VFMADD213SD %XMM18,%XMM19,%XMM24 |
(72) 0x40be6e VMULSD %XMM24,%XMM24,%XMM0 |
(72) 0x40be74 VFMADD213SD %XMM18,%XMM19,%XMM16 |
(72) 0x40be7a VFMADD213SD %XMM0,%XMM16,%XMM16 |
(72) 0x40be80 VUCOMISD %XMM20,%XMM16 |
(72) 0x40be86 JAE 40be10 |
(72) 0x40be88 VUCOMISD %XMM21,%XMM16 |
(72) 0x40be8e JE 40be10 |
(73) 0x40be90 VMOVAPD %XMM16,%XMM0 |
(73) 0x40be96 CALL 414740 <__libm_log_l9> |
(73) 0x40be9b VMULSD %XMM22,%XMM0,%XMM0 |
(73) 0x40bea1 VDIVSD %XMM16,%XMM0,%XMM0 |
(73) 0x40bea7 VSQRTSD %XMM0,%XMM0,%XMM0 |
(73) 0x40beab VMULSD %XMM23,%XMM24,%XMM1 |
(73) 0x40beb1 VMULSD %XMM1,%XMM0,%XMM0 |
(73) 0x40beb5 MOV -0x40(%RBP),%RAX |
(73) 0x40beb9 VMOVSD %XMM0,0x10(%RAX,%R14,8) |
(73) 0x40bec0 MOV -0x4c(%RBP),%EAX |
(73) 0x40bec3 INC %EAX |
(73) 0x40bec5 INC %R12 |
(73) 0x40bec8 CMP -0x48(%RBP),%EAX |
(73) 0x40becb JNE 40bae0 |
(69) 0x40bed1 JMP 40ba80 |
0x40bed6 NOPW %CS:(%RAX,%RAX,1) |
0x40bee0 NOPW %CS:(%RAX,%RAX,1) |
0x40beea NOPW %CS:(%RAX,%RAX,1) |
0x40bef4 NOPW %CS:(%RAX,%RAX,1) |
0x40befe XCHG %AX,%AX |
Path / |
Source file and lines | initAtoms.c:151-162 |
Module | exec |
nb instructions | 72 |
nb uops | 75 |
loop length | 362 |
used x86 registers | 14 |
used mmx registers | 0 |
used xmm registers | 7 |
used ymm registers | 0 |
used zmm registers | 0 |
nb stack references | 9 |
micro-operation queue | 12.50 cycles |
front end | 12.50 cycles |
P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|
uops | 2.10 | 2.30 | 6.33 | 6.33 | 10.00 | 2.20 | 2.20 | 10.00 | 10.00 | 10.00 | 2.20 | 6.33 |
cycles | 2.10 | 2.30 | 6.33 | 6.33 | 10.00 | 2.20 | 2.20 | 10.00 | 10.00 | 10.00 | 2.20 | 6.33 |
Cycles executing div or sqrt instructions | NA |
FE+BE cycles | 12.53-12.57 |
Stall cycles | 0.00 |
Front-end | 12.50 |
Dispatch | 10.00 |
Overall L1 | 12.50 |
all | 0% |
load | 0% |
store | 0% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
other | 0% |
all | 16% |
load | 0% |
store | NA (no store vectorizable/vectorized instructions) |
mul | 0% |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 100% |
all | 3% |
load | 0% |
store | 0% |
mul | 0% |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 11% |
all | 8% |
load | 6% |
store | 8% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 12% |
fma | NA (no fma vectorizable/vectorized instructions) |
other | 8% |
all | 14% |
load | 12% |
store | NA (no store vectorizable/vectorized instructions) |
mul | 12% |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 25% |
all | 10% |
load | 10% |
store | 8% |
mul | 12% |
add-sub | 12% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 10% |
Instruction | Nb FU | P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | Latency | Recip. throughput |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
PUSH %RBP | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
MOV %RSP,%RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
PUSH %R15 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R14 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R13 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R12 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %RBX | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
SUB $0x68,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %RCX,%R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %RDX,-0x60(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOVL $0,-0x54(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV (%RDI),%ESI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOVL $0,-0x34(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R9D,-0x30(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOVL $0x1,-0x50(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
SUB $0x8,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
LEA -0x50(%RBP),%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA -0x54(%RBP),%RCX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA -0x34(%RBP),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA -0x30(%RBP),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV $0x425690,%EDI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %ESI,-0x44(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0x22,%EDX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
PUSH $0x1 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH $0x1 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %RAX | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
CALL 403240 <__kmpc_for_static_init_4@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
ADD $0x20,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV -0x34(%RBP),%ECX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV -0x30(%RBP),%EAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,-0x68(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CMP %EAX,%ECX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
JBE 40ba00 <setTemperature.extracted.30+0xc0> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV $0x4256b0,%EDI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV -0x44(%RBP),%ESI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
ADD $0x68,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
POP %RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %RBP | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
JMP 403100 <__kmpc_for_static_fini@plt> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
VMOVQ %R15,%XMM0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
MOV -0x60(%RBP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x18(%RAX),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMULSD 0xe771(%RIP),%XMM0,%XMM17 | 1 | 0.50 | 0.50 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 4 | 0.50 |
MOV %ECX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
SAL $0x6,%EDX | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0-2 | 0.50 |
MOV %EDX,-0x2c(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
INCQ -0x68(%RBP) | 3 | 0.20 | 0.20 | 0.33 | 0.33 | 0.50 | 0.20 | 0.20 | 0.50 | 0.50 | 0.50 | 0.20 | 0.33 | 1 | 0.50 |
MOV 0x78(%RAX),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,-0x70(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0x613606df9756715,%R13 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.28 |
MOV $0x9,%EBX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
VMOVSD 0x1335c(%RIP),%XMM18 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0xe742(%RIP),%XMM19 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0x13350(%RIP),%XMM20 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VXORPD %XMM21,%XMM21,%XMM21 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
VMOVSD 0xe730(%RIP),%XMM22 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
JMP 40ba95 <setTemperature.extracted.30+0x155> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 5.84 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
XCHG %AX,%AX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
Source file and lines | initAtoms.c:151-162 |
Module | exec |
nb instructions | 72 |
nb uops | 75 |
loop length | 362 |
used x86 registers | 14 |
used mmx registers | 0 |
used xmm registers | 7 |
used ymm registers | 0 |
used zmm registers | 0 |
nb stack references | 9 |
micro-operation queue | 12.50 cycles |
front end | 12.50 cycles |
P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|
uops | 2.10 | 2.30 | 6.33 | 6.33 | 10.00 | 2.20 | 2.20 | 10.00 | 10.00 | 10.00 | 2.20 | 6.33 |
cycles | 2.10 | 2.30 | 6.33 | 6.33 | 10.00 | 2.20 | 2.20 | 10.00 | 10.00 | 10.00 | 2.20 | 6.33 |
Cycles executing div or sqrt instructions | NA |
FE+BE cycles | 12.53-12.57 |
Stall cycles | 0.00 |
Front-end | 12.50 |
Dispatch | 10.00 |
Overall L1 | 12.50 |
all | 0% |
load | 0% |
store | 0% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
other | 0% |
all | 16% |
load | 0% |
store | NA (no store vectorizable/vectorized instructions) |
mul | 0% |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 100% |
all | 3% |
load | 0% |
store | 0% |
mul | 0% |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 11% |
all | 8% |
load | 6% |
store | 8% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 12% |
fma | NA (no fma vectorizable/vectorized instructions) |
other | 8% |
all | 14% |
load | 12% |
store | NA (no store vectorizable/vectorized instructions) |
mul | 12% |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 25% |
all | 10% |
load | 10% |
store | 8% |
mul | 12% |
add-sub | 12% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 10% |
Instruction | Nb FU | P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | Latency | Recip. throughput |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
PUSH %RBP | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
MOV %RSP,%RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
PUSH %R15 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R14 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R13 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R12 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %RBX | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
SUB $0x68,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %RCX,%R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %RDX,-0x60(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOVL $0,-0x54(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV (%RDI),%ESI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOVL $0,-0x34(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R9D,-0x30(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOVL $0x1,-0x50(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
SUB $0x8,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
LEA -0x50(%RBP),%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA -0x54(%RBP),%RCX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA -0x34(%RBP),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA -0x30(%RBP),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV $0x425690,%EDI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %ESI,-0x44(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0x22,%EDX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
PUSH $0x1 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH $0x1 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %RAX | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
CALL 403240 <__kmpc_for_static_init_4@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
ADD $0x20,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV -0x34(%RBP),%ECX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV -0x30(%RBP),%EAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,-0x68(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CMP %EAX,%ECX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
JBE 40ba00 <setTemperature.extracted.30+0xc0> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV $0x4256b0,%EDI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV -0x44(%RBP),%ESI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
ADD $0x68,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
POP %RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %RBP | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
JMP 403100 <__kmpc_for_static_fini@plt> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
VMOVQ %R15,%XMM0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
MOV -0x60(%RBP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x18(%RAX),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMULSD 0xe771(%RIP),%XMM0,%XMM17 | 1 | 0.50 | 0.50 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 4 | 0.50 |
MOV %ECX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
SAL $0x6,%EDX | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0-2 | 0.50 |
MOV %EDX,-0x2c(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
INCQ -0x68(%RBP) | 3 | 0.20 | 0.20 | 0.33 | 0.33 | 0.50 | 0.20 | 0.20 | 0.50 | 0.50 | 0.50 | 0.20 | 0.33 | 1 | 0.50 |
MOV 0x78(%RAX),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,-0x70(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0x613606df9756715,%R13 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.28 |
MOV $0x9,%EBX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
VMOVSD 0x1335c(%RIP),%XMM18 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0xe742(%RIP),%XMM19 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0x13350(%RIP),%XMM20 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VXORPD %XMM21,%XMM21,%XMM21 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
VMOVSD 0xe730(%RIP),%XMM22 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
JMP 40ba95 <setTemperature.extracted.30+0x155> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 5.84 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
XCHG %AX,%AX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
Name | Coverage (%) | Time (s) |
---|---|---|
▼setTemperature.extracted.30– | 0.01 | 0 |
▼Loop 69 - initAtoms.c:151-162 - exec– | 0 | 0 |
▼Loop 73 - initAtoms.c:154-162 - exec– | 0.01 | 0 |
○Loop 70 - random.c:27-48 - exec | 0 | 0 |
○Loop 71 - random.c:27-48 - exec | 0 | 0 |
○Loop 72 - random.c:27-48 - exec | 0 | 0 |