Loops
cg.cpp: 108 - 252.31 %
| Run orig_default | Run icx_default | Run gcc_default | Run aocc_10 | Run icx_9 | Run gcc_8 | ||||||||||||||||||||||||||||||||||||
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| ||||||||||||||||||||||||||||||
| ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 23 | 145.00 | 137.79 | 42.15 | 0 | 12.5 | 106.1 | 34 | 125.38 | 117.82 | 42.06 | 100 | 100 | 124.14 | 25 | 124.35 | 117.49 | 41.96 | 54.55 | 46.59 | 124.4 | 14 | 142.72 | 137.00 | 41.45 | 0 | 12.5 | 106.72 | 41 | 124.34 | 117.48 | 42.42 | 100 | 50 | 124.41 | 19 | 122.76 | 117.38 | 42.27 | 0 | 12.5 | 124.54 |
| Sum on 1 analyzed binary loop (exec - 23) | Sum on 1 analyzed binary loop (exec - 34) | Sum on 1 analyzed binary loop (exec - 25) | Sum on 1 analyzed binary loop (exec - 14) | Sum on 1 analyzed binary loop (exec - 41) | Sum on 1 analyzed binary loop (exec - 19) | ||||||||||||||||||||||||||||||||||||
| Analysis | Count | Analysis | Count | Analysis | Count | Analysis | Count | Analysis | Count | Analysis | Count | ||||||||||||||||||||||||||||||
| Data Access Issues | Data Access Issues | Data Access Issues | Data Access Issues | Data Access Issues | Data Access Issues | ||||||||||||||||||||||||||||||||||||
| More than 10% of the vector loads instructions are unaligned | More than 10% of the vector loads instructions are unaligned | More than 10% of the vector loads instructions are unaligned | 0 | More than 10% of the vector loads instructions are unaligned | More than 10% of the vector loads instructions are unaligned | 1 | More than 10% of the vector loads instructions are unaligned | ||||||||||||||||||||||||||||||||||
| Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | 1 | Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | 0 | Presence of special instructions executing on a single port | ||||||||||||||||||||||||||||||||||
| Inefficient Vectorization | Inefficient Vectorization | Inefficient Vectorization | Inefficient Vectorization | Inefficient Vectorization | Inefficient Vectorization | ||||||||||||||||||||||||||||||||||||
| Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | 1 | Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | |||||||||||||||||||||||||||||||||||
cg.cpp: 86 - 209.84 %
| Run orig_default | Run icx_default | Run gcc_default | Run aocc_10 | Run icx_9 | Run gcc_8 | ||||||||||||||||||||||||||||||||||||
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| ||||||||||||||||||||||||||||||
| ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 20 | 117.78 | 111.31 | 34.05 | 0 | 12.5 | 328.44 | 29 | 103.47 | 99.20 | 35.41 | 100 | 100 | 367.73 | 21 | 102.70 | 99.03 | 35.37 | 67.74 | 62.1 | 368.35 | 11 | 117.40 | 112.30 | 33.97 | 0 | 12.5 | 325.51 | 37 | 102.79 | 98.49 | 35.56 | 100 | 50 | 369.16 | 16 | 102.53 | 98.50 | 35.48 | 0 | 12.5 | 368.95 |
| Sum on 1 analyzed binary loop (exec - 20) | Sum on 1 analyzed binary loop (exec - 29) | Sum on 1 analyzed binary loop (exec - 21) | Sum on 1 analyzed binary loop (exec - 11) | Sum on 1 analyzed binary loop (exec - 37) | Sum on 1 analyzed binary loop (exec - 16) | ||||||||||||||||||||||||||||||||||||
| Analysis | Count | Analysis | Count | Analysis | Count | Analysis | Count | Analysis | Count | Analysis | Count | ||||||||||||||||||||||||||||||
| Data Access Issues | Data Access Issues | Data Access Issues | Data Access Issues | Data Access Issues | Data Access Issues | ||||||||||||||||||||||||||||||||||||
| Presence of constant non-unit stride data access | Presence of constant non-unit stride data access | Presence of constant non-unit stride data access | 0 | Presence of constant non-unit stride data access | Presence of constant non-unit stride data access | 0 | Presence of constant non-unit stride data access | 1 | |||||||||||||||||||||||||||||||||
| More than 10% of the vector loads instructions are unaligned | More than 10% of the vector loads instructions are unaligned | More than 10% of the vector loads instructions are unaligned | 0 | More than 10% of the vector loads instructions are unaligned | More than 10% of the vector loads instructions are unaligned | 1 | More than 10% of the vector loads instructions are unaligned | 0 | |||||||||||||||||||||||||||||||||
| Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | 1 | Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | 0 | Presence of special instructions executing on a single port | 0 | |||||||||||||||||||||||||||||||||
| Vectorization Roadblocks | Vectorization Roadblocks | Vectorization Roadblocks | Vectorization Roadblocks | Vectorization Roadblocks | Vectorization Roadblocks | ||||||||||||||||||||||||||||||||||||
| Presence of constant non-unit stride data access | Presence of constant non-unit stride data access | Presence of constant non-unit stride data access | Presence of constant non-unit stride data access | Presence of constant non-unit stride data access | Presence of constant non-unit stride data access | 1 | |||||||||||||||||||||||||||||||||||
| Inefficient Vectorization | Inefficient Vectorization | Inefficient Vectorization | Inefficient Vectorization | Inefficient Vectorization | Inefficient Vectorization | ||||||||||||||||||||||||||||||||||||
| Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | 1 | Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | Presence of special instructions executing on a single port | |||||||||||||||||||||||||||||||||||
cg.cpp: 128 - 88.81 %
| Run orig_default | Run icx_default | Run gcc_default | Run aocc_10 | Run icx_9 | Run gcc_8 | ||||||||||||||||||||||||||||||||||||
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| Loop Source Regions |
| ||||||||||||||||||||||||||||||
| ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s | ASM Loop ID | Max Time Over Threads (s) | Time w.r.t. Wall Time (s) | Cov (%) | Vect. Ratio (%) | Vector Length Use (%) | GFLOP/s |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 27 | 54.98 | 52.49 | 16.06 | 100 | 100 | 92.75 | 38 | 44.17 | 40.09 | 14.31 | 100 | 100 | 121.4 | 28 | 42.70 | 39.90 | 14.25 | 100 | 100 | 122.08 | 15 | 56.39 | 51.84 | 15.68 | 0 | 12.5 | 94 | 44 | 43.61 | 39.57 | 14.29 | 100 | 50 | 123.11 | 21 | 42.03 | 39.50 | 14.23 | 0 | 12.5 | 123.33 |
| Sum on 1 analyzed binary loop (exec - 27) | Sum on 1 analyzed binary loop (exec - 38) | Sum on 1 analyzed binary loop (exec - 28) | Sum on 1 analyzed binary loop (exec - 15) | Sum on 1 analyzed binary loop (exec - 44) | Sum on 1 analyzed binary loop (exec - 21) | ||||||||||||||||||||||||||||||||||||
| Analysis | Count | Analysis | Count | Analysis | Count | Analysis | Count | Analysis | Count | Analysis | Count | ||||||||||||||||||||||||||||||
| Data Access Issues | Data Access Issues | Data Access Issues | Data Access Issues | Data Access Issues | Data Access Issues | ||||||||||||||||||||||||||||||||||||
| More than 10% of the vector loads instructions are unaligned | More than 10% of the vector loads instructions are unaligned | More than 10% of the vector loads instructions are unaligned | More than 10% of the vector loads instructions are unaligned | More than 10% of the vector loads instructions are unaligned | 1 | More than 10% of the vector loads instructions are unaligned | |||||||||||||||||||||||||||||||||||

